Index of /data/mess-epps-eps-derived/data/pa_values/2014/060_090_MAR
Name Last modified Size
![[PARENTDIR]](/icons/back.gif)
Parent Directory -
![[ ]](/icons/unknown.gif)
EPSP_A2014060DDR_V4.TAB 2016-03-22 22:46 4.5M
EPSP_A2014060DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014061DDR_V4.TAB 2016-03-22 22:46 4.6M
EPSP_A2014061DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014062DDR_V4.TAB 2016-03-22 22:46 4.2M
EPSP_A2014062DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014063DDR_V4.TAB 2016-03-22 22:46 3.8M
EPSP_A2014063DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014064DDR_V4.TAB 2016-03-22 22:46 4.7M
EPSP_A2014064DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014065DDR_V4.TAB 2016-03-22 22:46 4.1M
EPSP_A2014065DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014066DDR_V4.TAB 2016-03-22 22:46 5.8M
EPSP_A2014066DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014067DDR_V4.TAB 2016-03-22 22:46 5.9M
EPSP_A2014067DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014068DDR_V4.TAB 2016-03-22 22:46 5.9M
EPSP_A2014068DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014069DDR_V4.TAB 2016-03-22 22:46 6.0M
EPSP_A2014069DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014070DDR_V4.TAB 2016-03-22 22:46 6.5M
EPSP_A2014070DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014071DDR_V4.TAB 2016-03-22 22:46 6.1M
EPSP_A2014071DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014072DDR_V4.TAB 2016-03-22 22:46 6.5M
EPSP_A2014072DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014073DDR_V4.TAB 2016-03-22 22:46 6.0M
EPSP_A2014073DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014074DDR_V4.TAB 2016-03-22 22:46 6.0M
EPSP_A2014074DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014075DDR_V4.TAB 2016-03-22 22:46 6.9M
EPSP_A2014075DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014076DDR_V4.TAB 2016-03-22 22:46 6.9M
EPSP_A2014076DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014077DDR_V4.TAB 2016-03-22 22:46 2.1M
EPSP_A2014077DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014078DDR_V4.TAB 2016-03-22 22:46 470K
EPSP_A2014078DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014079DDR_V4.TAB 2016-03-22 22:46 470K
EPSP_A2014079DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014080DDR_V4.TAB 2016-03-22 22:46 470K
EPSP_A2014080DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014081DDR_V4.TAB 2016-03-22 22:46 470K
EPSP_A2014081DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014082DDR_V4.TAB 2016-03-22 22:47 470K
EPSP_A2014082DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014083DDR_V4.TAB 2016-03-22 22:47 470K
EPSP_A2014083DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014084DDR_V4.TAB 2016-03-22 22:47 4.0M
EPSP_A2014084DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014085DDR_V4.TAB 2016-03-22 22:47 5.0M
EPSP_A2014085DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014086DDR_V4.TAB 2016-03-22 22:47 5.0M
EPSP_A2014086DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014087DDR_V4.TAB 2016-03-22 22:47 4.9M
EPSP_A2014087DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014088DDR_V4.TAB 2016-03-22 22:47 4.9M
EPSP_A2014088DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014089DDR_V4.TAB 2016-03-22 22:47 4.8M
EPSP_A2014089DDR_V4.xml 2022-04-26 21:37 12K
EPSP_A2014090DDR_V4.TAB 2016-03-22 22:47 4.8M
EPSP_A2014090DDR_V4.xml 2022-04-26 21:37 12K