Index of /data/mess-epps-eps-derived/data/pa_values/2012/061_091_MAR
Name Last modified Size
![[PARENTDIR]](/icons/back.gif)
Parent Directory -
![[ ]](/icons/unknown.gif)
EPSP_A2012061DDR_V4.TAB 2016-03-22 22:30 967K
EPSP_A2012061DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012062DDR_V4.TAB 2016-03-22 22:30 967K
EPSP_A2012062DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012063DDR_V4.TAB 2016-03-22 22:30 940K
EPSP_A2012063DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012064DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012064DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012065DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012065DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012066DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012066DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012067DDR_V4.TAB 2016-03-22 22:30 935K
EPSP_A2012067DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012068DDR_V4.TAB 2016-03-22 22:30 100K
EPSP_A2012068DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012069DDR_V4.TAB 2016-03-22 22:30 913K
EPSP_A2012069DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012070DDR_V4.TAB 2016-03-22 22:30 941K
EPSP_A2012070DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012071DDR_V4.TAB 2016-03-22 22:30 1.0M
EPSP_A2012071DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012072DDR_V4.TAB 2016-03-22 22:30 1.0M
EPSP_A2012072DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012073DDR_V4.TAB 2016-03-22 22:30 1.0M
EPSP_A2012073DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012074DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012074DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012075DDR_V4.TAB 2016-03-22 22:30 943K
EPSP_A2012075DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012076DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012076DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012077DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012077DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012078DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012078DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012079DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012079DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012080DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012080DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012081DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012081DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012082DDR_V4.TAB 2016-03-22 22:30 942K
EPSP_A2012082DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012083DDR_V4.TAB 2016-03-22 22:30 953K
EPSP_A2012083DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012084DDR_V4.TAB 2016-03-22 22:30 963K
EPSP_A2012084DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012085DDR_V4.TAB 2016-03-22 22:30 953K
EPSP_A2012085DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012086DDR_V4.TAB 2016-03-22 22:30 952K
EPSP_A2012086DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012087DDR_V4.TAB 2016-03-22 22:30 1.1M
EPSP_A2012087DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012088DDR_V4.TAB 2016-03-22 22:30 1.5M
EPSP_A2012088DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012089DDR_V4.TAB 2016-03-22 22:30 1.5M
EPSP_A2012089DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012090DDR_V4.TAB 2016-03-22 22:30 1.5M
EPSP_A2012090DDR_V4.xml 2022-04-26 21:36 12K
EPSP_A2012091DDR_V4.TAB 2016-03-22 22:30 2.3M
EPSP_A2012091DDR_V4.xml 2022-04-26 21:36 12K